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Abstract²In this paper, a two-degrees-of-freedom 
control structure is proposed to minimize both total 
harmonic distortion and tracking error of inverter output 
voltage, adopting a resonant tracking controller and a 
modified uncertainty and disturbance estimator (UDE). 
Owing to the two-degree-of-freedom feature of the 
proposed control strategy, tracking and disturbance 
rejection tasks are decoupled and treated almost 
independently. A time-delay action is introduced into a 
commonly adopted low-pass UDE filter to minimize the 
output impedance magnitude around the odd harmonics, 
which is typical to nonlinear loads. Once the disturbance 
is properly rejected, a tracking resonant controller is 
designed to force the output of the nominal system to 
follow a sinusoidal reference with near-zero amplitude 
and phase error. The performance of the proposed control 
structure is fully verified by experimental results. 
 
Index Terms²Uncertainty and disturbance estimator 
(UDE), inverter, resonant control, voltage quality, total 
harmonic distortion (THD), two degrees of freedom 
control. 
I. INTRODUCTION 
C-AC converters (or inverters) have recently become a 
crucial element in power conversion associated 
applications [1]. Consequently, a vast amount of 
research is being conducted in the field of inverters control. 
Among others, reducing the total harmonic distortion (THD) 
and minimizing the output voltage tracking error of inverter 
feeding a nonlinear load are common control tasks. A variety 
of control strategies have been proposed in the literature to 
cope with the THD improvement problem [2] ± [12]. It was 
recently understood, that THD minimization task is directly 
related to inverter output impedance [1]. In [13], the output 
impedance of an inverter was shown to be influenced by the 
control strategy adopted. Therefore, reducing the output 
impedance magnitude may enhance output voltage quality 
[1], [14] ± [16]. It should be emphasized that when driving 
nonlinear loads, only the values of inverter output impedance 
magnitude at harmonic frequencies are of interest for THD 
reduction. Moreover, in single-phase inverters, odd 
harmonics only should be treated. In [17] ± [23], multi-
resonant controllers were proposed to reduce the output 
voltage THD by minimizing output impedance magnitude at 
multiples of the base operating frequency. However, classical 
multi-resonant control structures are of the single-degrees-of-
freedom type and hence do not allow decoupling of tracking 
and disturbance rejection.  
 
 
Disturbance observer (DOB) based controllers [24] ± [26] 
are probably the most widely used two-degrees-of-freedom 
structure, allowing the aforementioned decoupling to be 
attained. There, the DOB nominalizes the system [27] by 
estimating and compensating the total uncertainty and 
disturbance while a tracking controller is only concerned with 
forcing the nominal system to follow the reference precisely. 
In [28], a subset of DOB named Uncertainty and Disturbance 
Estimator (UDE) was utilized to solve the problem of inverter 
output voltage quality. UDE was initially proposed in [30], 
elaborated in [31] ± [38] and applied to a variety of control 
tasks [39] ± [48]. Its functionality is based on the assumption 
that appropriate filtering can approximate any continuous 
uncertainty and disturbance and then compensate it by 
opposite phase injection. It was shown in [28] that the two-
degrees-of-freedom controller may directly impose 
disturbance rejection through the output impedance by 
appropriate filter design without sensing the output current. In 
addition, the proposed multi-band-stop-filter structure was 
capable of both reducing the value of output impedance 
magnitude around the regions of interest and provided 
robustness to fundamental frequency variations. The main 
drawbacks of the method proposed in [28] is the effort 
required to obtain the required filter type and order, in 
addition to cumbersome structure, whose complexity 
increases according to the amount of harmonics to be treated 
(similar to multi-resonant controllers).    
In this paper, a UDE-based controller equipped with a 
different filter is proposed to tackle the disturbance rejection 
task. The proposed filter resembles a classical UDE filter with 
a slight modification based on introducing a time delay into 
the estimator structure [49]. This results in a repetitive-like 
action [50], translated into enhanced disturbance rejection 
capabilities at base frequency multiples, as desired. The 
proposed filter is easy to implement and the resulting structure 
is of low complexity. In order to cope with the tracking task, 
a resonant controller (rather than proportional one in [28]) is 
utilized, allowing the transient response to be shaped 
according to prescribed behavior [51]. A combination of 
resonant and repetitive control was used in [52] ± [54] using 
different control structures, yielding excellent performance 
and providing additional motivation to this work. 
Performance comparison between the system in [28] and the 
one proposed here reveals the superiority of the latter in terms 
of both output voltage THD and settling time under the same 
operating conditions. On the other hand, the robustness to 
base frequency variations of the former is superior to that of 
the algorithm proposed here.  
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The rest of the paper is organized as follows. The 
proposed control algorithm is presented in general form in 
Section II, while its application to enhancing voltage quality 
of inverters is described in Section III. Experimental 
validation of the proposed method is given in Section IV and   
conclusions are drawn in Section V.  
II. THE PROPOSED ALGORITHM 
Consider a stable uncertain linear SISO system with 
disturbance,  
 
 
( ) ( ) ( ) ( )
( ) ( ) ( ) ( ) ( ) ,n n
y t ay t b u t f t
a a y t b b u t f t
   
  '  '        (1)                                   
where y(t) is the system output, an and¨D are nominal (or 
known) and unknown parts of a > 0, respectively, u(t) is the 
control input, bn and ¨ E are nominal (or known) and unknown 
parts of b, respectively, and f(t) is the external disturbance. 
The system output y(t) is desired to track a reference signal 
given by 
*
0( ) siny t A tZ                                     (2)     
while rejecting the disturbance described by 
0
1
( ) sin( ).n n
n
f t F n tZ If
 
 ¦                          (3)     
Rearranging (1), there is 
   ( ) ( ) ( ) ( )n ny t a y t b u t d t                        (4) 
with 
 1( ) ( ) ( ) ( )nd t b ay t bu t bf t ' '                 (5) 
denoting the total uncertainty and disturbance (TUD). Note 
that according to (2), (3) and (5), TUD may be expressed as 
0
1
( ) sin( ).n n
n
d t D n tZ Tf
 
 ¦                        (6)     
In order to accomplish both above mentioned goals, it is 
proposed to utilize a two-degree-of-freedom structure by 
splitting the control signal as 
( ) ( ) ( ),t du t u t u t                                (7)     
where ut(t) and ud(t) denote the outputs of tracking controller 
and disturbance observer, respectively. It is shown next that 
both controllers may be designed independently as long as the 
total available control bandwidth is not violated. 
A. Disturbance observer 
Substituting (7) into (4), there is 
   ( ) ( ) ( ) ( ) ( )n n t dy t a y t b u t u t d t                           (8) 
If ud(t §íG(t), then the TUD would be cancelled and the 
system would become nominalized. However, d(t) contains 
uncertain and non-measurable terms, hence it should be 
properly estimated. Note that TUD may be derived from (8) 
as 
 1( ) ( ) ( ) ( ) ( ).n n t dd t b y t a y t u t u t                   (9) 
Unfortunately, (9) cannot be utilized because of causality 
issues. UDE-based control estimates the TUD by passing it 
through a linear filter Gf(s), possessing near-unity gain and 
near-zero phase over the frequency range where the energy of 
d(t) is non-zero, i.e. 
( ) ( ) ( ),d fu t d t g t                                (10) 
where '*' is the convolution operator and gf(t) is the impulse 
response of Gf(s). Combining (8) ± (10) and rearranging gives 
 
 ^ `
1 1
1 1
( )( ) ( ) ( ) ( )( )
( ) ( ) ( ) ( )
f
d n t
f
f n t
G s
u t L P s Y s U s
H s
L L s P s Y s U s
 
 
­ ½° °  ® ¾° °¯ ¿
  
               (11) 
with L-1^Â` symbolizing the inverse Laplace transform 
operator, Y(s) and Ut(s) denoting Laplace transforms of y(t) 
and ut(t), respectively, Lf(s) = Gf(s)/Hf(s) signifying 
disturbance rejection loop gain and 
( ) 1 ( ), ( ) .nf f n
n
b
H s G s P s
s a
                        (12) 
Further substituting (11) into (8) results in 
  ^ ` 1( ) ( ) ( ) ( ) ( ) ,n n t fy t a y t b u t L D s H s           (13) 
with D(s) denoting the Laplace transform of d(t). According 
to (13), in the case of Gf(s) = 1 (or Hf(s) = 0) at multiples of 
the base frequency Ȧ0, the TUD will be rejected completely 
(cf. (3)).  
In order to design suitable Gf(s), note first that the 
following holds in steady state, 
0( ) ( )d t d t T                                   (14)     
with T0 = ʌ/Ȧ0, i.e.   
0( ) ( )du t d t T                                (15a)     
Or  
0
( )
( ) ( )
f
T s
d
G s
U s D s e 
                          (15b)     
may be utilized as an estimate of TUD, i.e. 
0( ) 1 ,T sfH s e                               (16)   
which is a time-delayed filter extensively investigated in [55-
57].   
 
 
(a) full. 
 
(b) zoomed around 1/T0. 
Fig. 1. Bode diagram of |Hf(s)| in (16) for T0 = 20 ms. 
 
Bode diagram of (16) is shown in Fig. 1 for T0 = 20 ms. It is 
evident that Hf(s) possesses zero magnitude at 50 Hz 
multiples, as desired. Unfortunately, the filter is characterized 
by infinite bandwidth as well and therefore cannot be realized 
as is. It is possible to restrict the filter bandwidth by 
modifying (15) as 
0( ) ( ) ( )du t d t T w t                              (17a)     
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or 
0
( )
( ) ( ) ( )
f
T s
d
G s
U s D s e W s                           (17b)     
with w(t) and W(s) denoting impulse response of a low-pass 
filter and its corresponding Laplace transform. This gives 
0( ) 1 ( ).T sfH s e W s                               (18)     
However, Gf(s) IRUDQ\SUDFWLFDOW(s) at multiples of Ȧ0.  
 
 
(a) full. 
 
(b) zoomed around 1/T0. 
Fig. 2. Bode diagram of |Hf(s)| in (18) for T0 = 20 ms and ܹሺݏሻ ൌ ଶ଴଴଴గ௦ାଶ଴଴଴గ. 
 
As a result, the magnitude of Hf(s) would be different than 
zero at these frequencies. A Bode diagram of (18) is shown in 
Fig. 2(a) for T0 = 20 ms and ܹሺݏሻ ൌ ଶ଴଴଴గ௦ାଶ଴଴଴గ., As shown in Fig. 
2(b), the valleys of |Hf(s)| are now shifted to the left from 
desired positions, their corresponding values are nonzero and 
they are increasing for higher frequencies. While the latter 
may be acceptable in practical systems since Dn in (6) 
decreases as n increases, non-accurate valley positions may 
significantly deteriorate the disturbance rejection 
performance. The valley position shift is caused by the filter-
induced phase lag. Therefore, it is suggested to reduce the 
delay time in (17) as 
 0( ) ( ) ( )du t d t T T w t  '                   (19a)     
or 
0( )
( )
( ) ( ) ( ) ,
f
T T s
d
G s
U s D s e W s ' 
                  (19b)     
where ¨T is the delay of W(s) at Ȧ0. This gives 
0( )( ) 1 ( ).T T sfH s e W s '                               (20)     
A Bode diagram of (20) is shown in Fig. 3(a) for T0 = 20 ms,  ܹሺݏሻ ൌ ଶ଴଴଴గ௦ାଶ଴଴଴గ and  ?ܶ ൌ െ ଵఠబ ݐ݃ିଵሺ ఠబଶ଴଴଴గሻ. It is evident 
from Fig. 3(b) that the position of the valleys of |Hf(s)| are 
restored to the desired locations.  
In case the TUD in (6) possesses odd symmetry, it would 
contain odd harmonics only [58]. Then, (14) may be rewritten 
as 
0( ) ( )
2
Td t d t                                  (21)     
and (19) becomes 
0( ) ( ) ( )
2d
T
u t d t T w t§ ·   ' ¨ ¸© ¹                (22a)     
 
(a) full. 
 
(b) zoomed around 1/T0. 
Fig. 3. Bode diagram of |Hf(s)| in (20) for T0 = 20 ms, ܹሺݏሻ ൌ ଶ଴଴଴గ௦ାଶ଴଴଴గ and  ?ܶ ൌ െ ଵఠబ ݐ݃ିଵሺ ఠబଶ଴଴଴గሻ. 
 
or 
0( )
2
( )
( ) ( ) ( ( )).
f
T
T s
d
G s
U s D s e W s
 '  
               (22b)     
This gives 
0( )
2( ) 1 ( ).
T
T s
fH s e W s
 '                      (23)     
Bode diagram of (23) is shown in Fig. 4(a) for T0 = 20 ms, ܹሺݏሻ ൌ ଶ଴଴଴గ௦ାଶ଴଴଴గ and  ?ܶ ൌ ଵଶ଴଴଴గ. The valleys of |Hf(s)| are 
located at odd multiples of Ȧ0, as shown in Fig. 4(b). The 
values of |Hf(s)| valleys are similar to these of (20), however 
for the case of digital implementation the amount of memory 
used to implement the delay in (23) is half of that needed for 
implementing (20). 
 
 
(a) full. 
 
(b) zoomed around 1/T0. 
Fig. 4. Bode diagram of |Hf(s)| in (23) for T0 = 20 ms, ܹሺݏሻ ൌ ଶ଴଴଴గ௦ାଶ଴଴଴గ and  ?ܶ ൌ െ ଵఠబ ݐ݃ିଵሺ ఠబଶ଴଴଴గሻ. 
 
TABLE I 
VALUES OF ¨T FOR BUTTERWORTH FILTERS OF DIFFERENT ORDERS 
Order Gf(s) ¨T 
1 
߱ிݏ ൅ ߱ி െ  ?߱଴ ݐ݃ିଵሺ߱଴߱ிሻ 
2 
߱ிଶݏଶ ൅  ? ?߱ ி  ? ݏ ൅ ி߱ଶ െ  ?߱଴ ݐ݃ିଵ ቆ ? ?߱ ଴߱ி߱ிଶ െ ߱଴ଶቇ 
3 
߱ிଷݏଷ ൅  ? ி߱ݏଶ ൅  ? ி߱ଶݏ ൅ ߱ிଷ െ  ?߱଴ ݐ݃ିଵሺ ? ி߱ଶ߱଴ െ ߱଴ଷ߱ிଷ െ  ? ଴߱ଶ߱ிሻ 
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS 
  
It is interesting to explore the influence of increasing filter 
order on disturbance rejection loop gain. Table I summarizes 
Butterworth filter Gf(s) of orders 1 ± 3 and corresponding 
values of ¨7. Bode diagrams of Hf(s) for T0 = 20 ms and ȦF 
 ʌUDGVDUHVKRZQLQ)LJD IRU WKH WKUHHILOWHUV LQ
Table I along with zooms around the first (Fig. 5(b) and third 
(Fig. 5(c)) base frequency multiples. 
 
 
 
Fig. 5. Bode diagram of |Hf(s)| in (23) for T0 = 20 ms and different ܹሺݏሻ and  ?  ܶfrom Table I. 
 
The following may be observed:  
- Increasing the filter order above 1 greatly improves the 
disturbance rejection at relevant frequencies. 
- The values of |Hf(Ȧ0)| are quite similar for UDE utilizing 
second and third order filters. 
- Higher order filter utilization leads to better disturbance 
rejection at higher base frequency multiples. 
- Location of resonant peaks is shifted for n 7KLVLVGXH
to the fact that the phase shift correction via ¨7 is performed 
according to n = 1. Therefore, in case rejection of nth harmonic 
is the most significant, ¨7 should be calculated accordingly.   
B. Tracking controller 
If the system is properly nominalized by the disturbance 
rejection controller, then ud(t§íG(t) and 
  ( ) ( ) ( ).n n ty t a y t b u t|                              (21) 
In order to make sure that y(t) follows the reference (2), the 
desired response is formulated as    * 0( ) 1 ( ) 1 sin ,t tt ty t e y t A e tZ Z Z                 (22)     
with Ȧt denoting the magnitude convergence rate. Hence, 
2
* 2 2
0
2( )( ) ( ) ( )
t t
y
t
sY sT s
Y s s
Z Z
Z Z
                         (23)     
is the desired complementary sensitivity function with Y*(s) 
symbolizing the Laplace transform of y*(t), indicating that 
transient response influences the envelope only without 
affecting either frequency or phase. On the other hand, if the 
output of the tracking controller Ct(s) is given by 
  ^ `1 *( ) ( ) ( ) ( ) ,t tu t L C s Y s Y s                       (24) 
then 
( ) ( ) ( )( )
1 ( ) ( ) 1 ( )
t n t
y
t n t
C s P s L s
T s
C s P s L s
                      (25)     
with Pn(s) defined in (12) and Lt(s) symbolizes tracking loop 
gain, derived from (23) as 
2
2 2
0
2( ) .t tt
s
L s
s
Z Z
Z
                                (26)     
An interested reader is referred to [51] for detailed analysis of 
(26). Combining (23) with (25) taking into account (12) yields 
tracking controller transfer function, 
  
 
2
1
2 2
0
2
( ) ( ) ( ) .n t tt n t
n
s a s
C s P s L s
b s
Z Z
Z
                 (27)     
Note that the obtained controller is characterized by infinite 
gain at Ȧ0 as expected, yet is derived intuitively rather than 
following the generalized integrator theory. The overall 
control action u(t) is then described by (7) with (11) and (24). 
Rearranging, it may be expressed in a two-degrees of freedom 
form as 
^ ` ^ `* 1 1( ) ( ) ( ) ( ) ( )FF FBu t y t L H s y t L H s                (28) 
with 
1( ) ( ) ( )( )( ) , ( ) .
1 ( ) 1 ( )
t f nt
FF FB
f f
C s G s P sC s
H s H s
G s G s
          (29) 
The total nominal loop gain of the system is then given by 
( )( ) ( ) ( ) ( ).
1 ( )
t
tot n FB f
f
L s
L s P s H s L s
G s
                 (30) 
For the boundary case of Gf(s) = 0 (no disturbance rejection 
loop), Ltot(s) = Lt(s). On the other hand, in case Ȧt = 0 (no 
tracking loop), Ltot(s) = Lf(s). Hence, for a given desired phase 
margin (or control bandwidth), trade-off between disturbance 
rejection (set by the bandwidth of Lf(s)) and tracking (set by 
the bandwidth of Lt(s)) is expected and must be taken into 
account when designing the controller.  
III. APPLICATION TO IMPROVING THE VOLTAGE QUALITY 
OF INVERTERS 
Consider a single-phase LC filter based inverter, powered 
from a dc source vDC. The inverter feeds a nonlinear load, 
drawing current given in general form by 
0
1
( ) sin( )O n n
n
nodd
i t I n tZ Mf
 
 ¦                           (31)     
  
 
Fig. 6. A single-phase inverter. 
 
u
PWM
DCv 
Inverter
Leg Ou


L
C Ov


OiL
i
(b) zoomed around 1/T0 
(a)  full  
(c) zoomed around 3/T0 
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The control signal u is converted into a PWM signal, driving 
the converter leg as shown in Fig. 6. The inverter leg output 
voltage, inductor current and capacitor voltage are denoted as 
u0, iL and vO, respectively.  The control goal is forcing the 
inverter output voltage  
0
1
( ) sin( ),O n n
n
nodd
v t V n tZ \f
 
 ¦                         (32)     
to track the reference given by 
*
0( ) sinO Mv t V tZ                                  (33)     
by operating with unity displacement factor (achieved by the 
tracking controller) while minimizing the total harmonic 
distortion (ensured by disturbance observer), defined by 
 21 2 11 1
3 3
,V n n On
n n
nodd nodd
THD V V V I Z
f f 
  
  ¦ ¦            (34)     
where |ZOn| = |ZO(MQȦ0)| = |Vn/In|VM = 0 denotes the value of 
inverter output impedance magnitude at n-th multiple of base 
frequency. Obviously, it is desired to have |ZOn| ĺ 0 in order 
to achieve good disturbance rejection at relevant frequencies. 
In order to cope with the task, it is proposed to utilize a 
cascaded dual-loop control structure (similarly to [28]), 
utilizing a PI controller as an inner (inductor current) loop 
compensator (P controller was utilized in [28]) and a two-
degrees-of-freedom controller, revealed in the preceding 
Section, as the outer (capacitor voltage) loop regulator. Table 
II summarizes the numerical values of system parameters, 
used in the simulations and experiments presented later. 
   
TABLE II 
NOMINAL SYSTEM PARAMETER VALUES  
Parameter Value Units 
Switching frequency, ௌܶି ଵ 15 kHz 
Filter inductance, L 3.4 mH 
Filter capacitance, Cn 30 µF 
Base frequency, Ȧ0 ʌ rad/s 
DC link voltage, vDC 195 V 
Reference magnitude, VM 110 ? ? V 
A. Inner loop controller design and analysis 
Inductor current dynamics are given by 
    
( ) ( ) ( ) ( )L d DC O
di tL u t T v t v t
dt
  
                       (35) 
with Td denoting the overall sampling and switching delay. 
Defining an auxiliary control input u'(t) so that 
 1( ) '( ) ( ) ,( ) ODCu t u t v tv t                        (36) 
while assuming that ܶെ݀ ? is much higher than bandwidth of 
vDC, the current plant is linearized as 
( )
'( ) ( ) ( ).
O
L
d O d O
v
di tL u t T v t T v t
dt '
|                       (37) 
,Q RUGHU WR DWWHQXDWH WKH UHPDLQLQJ GLVWXUEDQFH ¨vO, 
proportional-integrative controller 
1( ) II PI
sC s K
s
W§ · ¨ ¸© ¹                              (38) 
 
is utilized, i.e.  ^ `1 *'( ) ( ) ( ) ( ) .I L Lu t L C s i s i s   Current loop 
gain and complementary sensitivity function are then 
obtained as 
 
2
1( ) dPI I T sI
K s
LG s e
Ls
W                           (39) 
and 
 1
* 2 1 1
1( )( ) ,( ) d
PI IL
I T s
L PI I PI
K L sI sT s
I s s e K L s K L
W
W

 
                (40) 
respectively, with ܫ௅כሺݏሻ denoting inductor current reference 
signal, generated by the outer loop controller.  
The design of CI(s) is then carried out following [59]. 
Adopting double-update PWM and sampling as close as 
possible to the PWM update instance, total transport and 
computation delay of Td =  ? ?ߤݏ may be achieved [28], 
leading to KPI  Â4 and Ĳ  Â-4. This gives current 
loop bandwidth of 2450Hz with 45o phase margin and 7dB 
gain margin, as shown in Fig. 7. Complementary sensitivity 
function actually acts as voltage loop actuator and must be 
taken into account during outer loop compensator design. 
 
 
Fig. 7. Current loop gain Bode diagram. 
B. Voltage controller design and analysis 
Output voltage dynamics are given by 
 1( ) ( ) ( ) ( ) ,O n L O
C
dv t C C i t i t
dt
 '                 (41) 
i.e. referring to (4), an = 0, bn = Cn-1, y(t) = vO(t), u = iL(t), Pn(s) 
= (Cns)-1 and d(t) =  Cn(CiO(t) - ¨&LL(t)). The two-degrees-of-
freedom controller (cf. Fig. 8) design details are hence as 
follows. 
 
B1. Tracking controller 
The tracking controller should be designed so that the 
tracking loop gain crossover frequency is at least ten times 
higher than the resonant frequency [51], i.e. 
0( 10 ) 1.tL j Z                                    (42)     
Substitution into (26) yields Ȧt §Ȧ0.  Combining (24), (27) 
and (42) yields the output of the tracking controller as [51] 
 2 21 *0 02 2
0
( )
9.6 23( ) ( ) ( ) .
t
t n O O
C s
s s
u t L C V s V s
s
Z Z
Z

­ ½° °° ° ® ¾° °° °¯ ¿
     (43)     
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Fig. 8. Block diagram of the proposed control structure. 
 
B2. Disturbance observer 
According to (11), disturbance observer output is given by 
 1 ( )( ) ( ) ( )
1 ( )
f
d n O t
f
G s
u t L C sV s U s
G s
 ­ ½° °  ® ¾° °¯ ¿
             (44) 
with Gf(s) listed in Table I and ut(t) defined in (43). The 
current reference is then formed by the sum of (43) and (44) 
(cf. (8)) as 
* 1 ( ) 1( ) ( ) ( ) .
1 ( ) 1 ( )
f
L n O t
f f
sG s
i t L C V s U s
G s G s
 ­ ½° °  ® ¾ ° °¯ ¿
    (45)     
In order to determine the maximum attainable value of ȦF, 
required for disturbance rejection filter Gf(s) selection, recall 
that ݅ ௅כ rather than ݅ ௅ is set by the voltage controller. Therefore, 
current loop complementary sensitivity function TI(s) acts as 
the voltage loop actuator and must be properly taken into 
account by modifying the total nominal loop gain of the 
system as 
( )( ) ( ) ( ) .
1 ( )
t
tot I f
f
L s
L s T s L s
G s
§ · ¨ ¸¨ ¸© ¹
                  (46)  
Corresponding inverter output impedance is derived as [28] 
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         (47)  
formed by two terms: Zt(s), related to the plant and tracking 
controller and Hf(s), related to UDE filter.  
 
 
Fig. 9. Bode diagram of Ltot(s) in (46) for the filters in Table I with cutoff 
frequencies in Table III. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Since significant parameter variations are not expected in the 
voltage plant, phase margin (PM) of 30o and gain margin 
(GM) of 5dB are chosen as minimum values for stability 
assurance. If larger margins are required the system may be 
redesigned at the expense of slight reduction of ߱௧  or  ߱ி .   
Resulting values of ȦF along with the resulting stability 
margins are summarized in Table III. Bode diagram of 
corresponding overall loop gain Ltot(s) is given in Fig. 9. It is 
well-evident that rising the filter order increases the loop gain 
magnitude (i.e. improves the system disturbance rejection 
capability) at odd multiples of Ȧ0. The output impedance  
ZO(s) and its forming terms (cf. (47)) are shown in Fig. 10 for 
the 3rd order filter. As expected, Hf(s) possesses resistive 
behavior at odd multiples of Ȧ0 while ZO(s) is capacitive at Ȧ0 
and slightly inductive at odd multiples of Ȧ0 due to influence 
of Zt(s). 
 
  
Fig. 10. Bode diagram of |ZO(s)| in (47) for the filters in Table I with cutoff 
frequencies in Table III. 
 
TABLE III 
CUT-OFF FREQUENCIES AND STABILITY MARGINS FOR BUTTERWORTH 
FILTERS OF DIFFERENT ORDERS 
Order ߱ி, rad/s PM, o GM, dB 
1  ?ߨ  ? ? ? ? 30 5 
2  ?ߨ  ? ? ? ? 30 10.4 
3  ?ߨ  ? ? ? ? 30 12.6 
IV. VERIFICATION 
In order to confirm the revealed control structure, 
modified Texas Instruments High Voltage Single Phase 
Inverter Development Kit (TIDK) was employed. Inverter 
parameters are similar to the values given in Table II. The 
control system was implemented digitally using a Concerto 
F28M35 control card. Experimental setup is shown in Fig. 11. 
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Fig. 11. Experimental setup. 
 
 
(a) steady state. 
 
(b) no-load to full-load transition. 
 
(c) full-load to no-load transition. 
 
(d) reference magnitude variation under load. 
Fig. 12. Experimental results: Operation under linear load. 
A. Operation with linear load 
In order to examine the operation with linear load, the 
LQYHUWHU ZDV WHUPLQDWHG E\ D ȍ UHVLVWRU $ WKLUG RUGHU
Butterworth filter based UDE was employed. Fig. 12 presents 
the results of steady state operation (Fig. 12(a)) as well as full 
load to no load (Fig. 12(b)) and no load to full load (Fig. 
12(c)) transitions. In addition, Fig. 12(d) demonstrates the 
system response to reference magnitude variation from 50% 
to 100% of nominal value. It may be concluded that the 
system performs well in both steady state and transient 
regimes. Output voltage THD under linear load was found to 
be 0.87%. 
B. Operation with nonlinear load 
In order to inspect the operation under nonlinear load, the 
ȍUHVLVWRUZDVUHSODFHGE\DGLRGHUHFWLILHUGULYLQJDȍ
ȝ)SDUDOOHO5&ORDG:ZLWKDFUHVWIDFWRURI~3.5, 
depending on the inverter internal impedance. For testing 
WUDQVLHQWV WKH ORDG UHVLVWRU KDV EHHQ UHSODFHG ZLWK 
resistor to limit the inrush current. Performance utilizing, 
first, second and third order Butterworth filter based UDEs 
were examined. Fig. 13 presents the time domain results of 
steady state operation while Fig. 14 compares respective 
experimental frequency domain distributions and total 
harmonic distortions of the output voltage for all three cases. 
As predicted, THDV reduces with the increase of filter order, 
which mainly affects the 3rd and 5th harmonics. 
 
 
(a) 1st order. 
 
(b) 2nd order. 
 
(c) 3rd order. 
Fig. 13. Experimental results: Steady-state operation under nonlinear load for 
different orders of Gf(s). 
 
Fig. 15 presents the full load to no load and no load to full 
load transitions for the third order Butterworth filter based 
UDE. The no load to full load transient is usually the worst 
one to expect. The settling time here is formed by a half-
cycle-delay, used in the UDE, filter response time and load 
transient. According to the results, the performance may be 
Oi
*
Ov Ov
Oi
*
Ov Ov
*
Ov Ov
Oi
*
Ov Ov
Oi
Oi
*
Ov Ov
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Ov Ov
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considered satisfactory when the impressive steady state 
performance is taken into account.  
 
 
Fig. 14. Experimental results: Output voltage spectra comparison for 
different orders of Gf(s). 
 
 
(a) no-load to full-load transition. 
 
(b) full-load to no-load transition. 
Fig. 15. Experimental results: Transient performance under nonlinear load 
for 3rd order Butterworth filter based UDE. 
 
Steady-state system operation under nonlinear load 
system was also verified under fundamental frequency 
deviation up to േ1Hz to examine the robustness. 
Experimental results are shown in Fig. 16 with corresponding 
values of THDV indicated. THDV is noticeably affected by 
base frequency variations. 
  
C. Comparison with multi-band-stop filter based UDE 
As mentioned above, in a recent paper [28] a similar dual-
loop control structure was proposed, utilizing a proportional 
controller as a current loop regulator and a different two-
degree of freedom regulator as a voltage controller. A 
proportional nominal voltage loop tracking controller was 
employed, while a UDE equipped with a multi-band-stop 
filter was utilized for disturbance rejection. The hardware 
setup and other operational parameters (switching frequency  
and load) were similar to the ones in this paper.  
Performance comparison results of control structure in 
[28] and the one proposed in the paper (utilizing a 3rd order 
Butterworth filter) is summarized in Fig. 17. Frequency 
domain distributions and total harmonic distortions of the 
output voltage are compared in Fig. 17(a) for nominal base 
frequency operation. It may be concluded that the control 
structure proposed in this paper outperforms the one in [28] 
in terms of THDV. However, if the base frequency were to 
vary, the algorithm in [28] becomes superior to the one 
proposed here, as shown in Fig. 17(b). This is because the 
control structure in [28] was designed especially for ensuring 
robustness to base frequency variations. The algorithm 
proposed in this paper outperforms the one in [28] in terms of 
transient response speed as well, as shown in Fig. 17(c), 
 
 
(a) Ȧ0  ʌÂUDGV. 
 
(b) Ȧ0  ʌÂUDGV. 
 
(c) Ȧ0  ʌÂUDGV. 
 
(d) Ȧ0  ʌÂUDGV. 
Fig. 16. Experimental results. Steady state operation under േ1Hz base 
frequency deviation. 
 
which presents the output voltage tracking errors for no load 
to full load to no load transients. 
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(a) THDV under nonlinear load. 
 
(b) Robustness to frequency variations. 
 
(c) Tracking error. 
Fig. 17. Results of comparison with the method proposed in [28]. 
 
V. CONCLUSIONS 
In this paper, a two-degrees-of-freedom control structure 
was proposed for enhancing the output voltage quality of 
inverters, allowing tracking and disturbance rejection 
problems to be decoupled. A modified Uncertainty and 
Disturbance Estimator, based on time-delay filter, was 
utilized to tackle the disturbance rejection task. Employing 
the proposed filter has led to minimization of inverter output 
impedance magnitude around the harmonics of interest, 
leading to enhanced disturbance rejection capabilities. Once 
the total uncertainty and disturbance was accurately estimated 
and eliminated by the proposed disturbance observer, it was 
possible to impose desired tracking performance by a suitable 
resonant tracking controller, designed according to prescribed 
nominal transient behavior. Theoretical findings were fully 
supported by experimental results. Possibility to improve 
robustness to base frequency variations using multiple delay 
filters [55] - [57], [60] will be examined in future work. 
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